TR-338
Reverse Power Feed Testing

Issue: 2
Issue Date: August 2020
Notice

The Broadband Forum is a non-profit corporation organized to create guidelines for broadband network system development and deployment. This Technical Report has been approved by members of the Forum. This Technical Report is subject to change. This Technical Report is owned and copyrighted by the Broadband Forum, and all rights are reserved. Portions of this Technical Report may be owned and/or copyrighted by Broadband Forum members.

Intellectual Property

Recipients of this Technical Report are requested to submit, with their comments, notification of any relevant patent claims or other intellectual property rights of which they may be aware that might be infringed by any implementation of this Technical Report, or use of any software code normatively referenced in this Technical Report, and to provide supporting documentation.

Terms of Use

1. License

Broadband Forum hereby grants you the right, without charge, on a perpetual, non-exclusive and worldwide basis, to utilize the Technical Report for the purpose of developing, making, having made, using, marketing, importing, offering to sell or license, and selling or licensing, and to otherwise distribute, products complying with the Technical Report, in all cases subject to the conditions set forth in this notice and any relevant patent and other intellectual property rights of third parties (which may include members of Broadband Forum). This license grant does not include the right to sublicense, modify or create derivative works based upon the Technical Report, except to the extent this Technical Report includes text implementable in computer code, in which case your right under this License to create and modify derivative works is limited to modifying and creating derivative works of such code. For the avoidance of doubt, except as qualified by the preceding sentence, products implementing this Technical Report are not deemed to be derivative works of the Technical Report.

2. NO WARRANTIES

THIS TECHNICAL REPORT IS BEING OFFERED WITHOUT ANY WARRANTY WHATSOEVER, AND IN PARTICULAR, ANY WARRANTY OF NONINFRINGEMENT AND ANY IMPLIED WARRANTIES ARE EXPRESSLY DISCLAIMED. ANY USE OF THIS TECHNICAL REPORT SHALL BE MADE ENTIRELY AT THE USER’S OR IMPLEMENTER’S OWN RISK, AND NEITHER THE BROADBAND FORUM, NOR ANY OF ITS MEMBERS OR SUBMITTERS, SHALL HAVE ANY LIABILITY WHATSOEVER TO ANY USER, IMPLEMENTER, OR THIRD PARTY FOR ANY DAMAGES OF ANY NATURE WHATSOEVER, DIRECTLY OR INDIRECTLY, ARISING FROM THE USE OF THIS TECHNICAL REPORT, INCLUDING BUT NOT LIMITED TO, ANY CONSEQUENTIAL, SPECIAL, PUNITIVE, INCIDENTAL, AND INDIRECT DAMAGES.

3. THIRD PARTY RIGHTS

Without limiting the generality of Section 2 above, BROADBAND FORUM ASSUMES NO RESPONSIBILITY TO COMPILE, CONFIRM, UPDATE OR MAKE PUBLIC ANY THIRD PARTY ASSERTIONS OF PATENT OR OTHER INTELLECTUAL PROPERTY RIGHTS THAT MIGHT NOW OR IN THE FUTURE BE INFRINGED BY AN IMPLEMENTATION OF THE TECHNICAL REPORT IN ITS CURRENT, OR IN ANY FUTURE FORM. IF ANY SUCH RIGHTS ARE DESCRIBED ON THE TECHNICAL REPORT, BROADBAND FORUM TAKES NO POSITION AS TO THE VALIDITY OR INVALIDITY OF SUCH ASSERTIONS, OR THAT ALL SUCH ASSERTIONS THAT HAVE OR MAY BE MADE ARE SO LISTED.

All copies of this Technical Report (or any portion hereof) must include the notices, legends, and other provisions set forth on this page.
Issue History

<table>
<thead>
<tr>
<th>Issue Number</th>
<th>Approval Date</th>
<th>Publication Date</th>
<th>Issue Editor</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>9 April 2018</td>
<td>5 July 2018</td>
<td>Aleksandra Kozarev, Intel</td>
<td>Original</td>
</tr>
<tr>
<td>1 Amendment 1</td>
<td>2 September 2019</td>
<td>2 September 2019</td>
<td>Aleksandra Kozarev, Intel</td>
<td>Added Appendix I</td>
</tr>
<tr>
<td>2</td>
<td>25 August 2020</td>
<td>25 August 2020</td>
<td>Aleksandra Kozarev, Intel</td>
<td>As listed in the Executive Summary</td>
</tr>
</tbody>
</table>

Comments or questions about this Broadband Forum Technical Report should be directed to info@broadband-forum.org.

Editor
Aleksandra Kozarev
Intel

Physical Layer Transmission WA Director
Herman Verbueken
Nokia

G.fast & RPF Certification Testing PS Leader
Frank Van der Putten
Nokia
Table of Contents

Executive Summary ........................................................................................................................... 8

1 Purpose and Scope .......................................................................................................................... 9
  1.1 Purpose ........................................................................................................................................ 9
  1.2 Scope .......................................................................................................................................... 9

2 References and Terminology ........................................................................................................... 10
  2.1 Conventions .................................................................................................................................. 10
  2.2 References .................................................................................................................................... 10
  2.3 Definitions ................................................................................................................................... 11
  2.4 Abbreviations ............................................................................................................................... 11

3 Technical Report Impact ................................................................................................................ 13
  3.1 Energy Efficiency ......................................................................................................................... 13
  3.2 Security ....................................................................................................................................... 13
  3.3 Privacy ........................................................................................................................................ 13

4 Common Test Information ............................................................................................................... 14
  4.1 Compliance Requirements ............................................................................................................ 14
  4.2 Test Plan Passing Criteria ............................................................................................................. 14

5 Equipment Features ....................................................................................................................... 15
  5.1 System Information ...................................................................................................................... 15

6 Test Environments .......................................................................................................................... 17
  6.1 Test setup ...................................................................................................................................... 17
    6.1.1 Test setup for PSE functional testing .................................................................................... 17
    6.1.2 Test setup for DPU functional testing ................................................................................... 27
    6.1.3 Test setup for system level RPF testing .............................................................................. 30
    6.1.4 Test Setup characteristics .................................................................................................... 30

7 PSE standalone functional testing ................................................................................................ 32
  7.1 ELC testing during start-up ......................................................................................................... 32
    7.1.1 ELC0- open tip-to-ring test .................................................................................................... 32
    7.1.2 ELC1-Short tip-to-ring test ................................................................................................... 33
    7.1.3 ELC2-Foreign voltage test ..................................................................................................... 33
    7.1.4 ELC3-Off-hook phone test ................................................................................................... 34
  7.2 Start-up tests ............................................................................................................................... 35
    7.2.1 Line detection test during start-up ......................................................................................... 35
    7.2.2 Test of PSE RPF power classes and classification signature ................................................ 36
    7.2.3 Start-up in presence of MELT signature .............................................................................. 37
  7.3 Normal operation tests .................................................................................................................. 37
    7.3.1 PSE operation in presence of ELC1 (short tip-to-ring) .......................................................... 38
    7.3.2 PSE operation in presence of ELC3 (off-hook phone) .......................................................... 39
    7.3.3 PSE electrical characteristics at the PSE output .................................................................. 40
    7.3.4 Test on PSE power class ....................................................................................................... 42
  7.4 POTS Remote Copper Reconfiguration (PRP) testing ................................................................ 44
  7.5 Reverse Power Feed (RPF) Noise tests ...................................................................................... 44
  7.6 PSE Touch current test ................................................................................................................ 44
    7.6.1 Test Setup .............................................................................................................................. 44
    7.6.2 Method of Procedure ............................................................................................................. 44
    7.6.3 Report ................................................................................................................................... 44
    7.6.4 Expected Results .................................................................................................................... 45
  7.7 PSE Power frequency common mode immunity test .................................................................. 45
    7.7.1 Test Setup .............................................................................................................................. 46
    7.7.2 Method of Procedure ............................................................................................................. 46
    7.7.3 Report ................................................................................................................................... 47
7.7.4 Expected Results ........................................................................................................ 47
7.8 PSE voltage verification test in the absence of false ELC3 (Off-hook) detection ............ 47
  7.8.1 Test Setup ................................................................................................................. 47
  7.8.2 Method of Procedure ............................................................................................... 47
  7.8.3 Report ....................................................................................................................... 47
  7.8.4 Expected Results ....................................................................................................... 47
7.9 PSE Micro-interrupt test ............................................................................................... 48
  7.9.1 Test Setup ................................................................................................................ 48
  7.9.2 Method of Procedure ............................................................................................... 48
  7.9.3 Report ....................................................................................................................... 48
  7.9.4 Expected Results ....................................................................................................... 48
8 DPU standalone functional testing ................................................................................ 49
  8.1 DPU Signature resistor test .......................................................................................... 49
    8.1.1 Test Setup .............................................................................................................. 49
    8.1.2 Method of Procedure ............................................................................................ 49
    8.1.3 Report .................................................................................................................... 50
    8.1.4 Expected Results .................................................................................................... 50
  8.2 DPU power sharing test .............................................................................................. 50
    8.2.1 Test Method A ......................................................................................................... 50
    8.2.2 Test Method B ......................................................................................................... 52
9 System level RPF tests .................................................................................................. 54
  9.1 Single Pair Data Rate Test .......................................................................................... 54
    9.1.1 Purpose .................................................................................................................. 54
Appendix I. DPU Emulator for PSE standalone testing ....................................................... 56
Appendix II. Differential Mode RPF Noise Limits test ......................................................... 57
  II.1 Test Purpose ............................................................................................................... 57
  II.2 Test Setup .................................................................................................................. 57
  II.3 Method of Procedure ................................................................................................. 58
  II.4 Report ........................................................................................................................ 58
  II.5 Expected Results ....................................................................................................... 58
List of Figures

Figure 5-1 – Functional reference model of the reversely powered DPU in a typical FTTdp deployment ................................................................................................................................. 15
Figure 6-1 – Test setup for PSE electrical compliance and DPU signature detection and power classification.......................................................................................................................... 17
Figure 6-2 – Test setup for PSE tests in presence of faults ............................................................................................................................ 18
Figure 6-3 – Test setup for compliance of PSE startup in presence of MELT signature............... 18
Figure 6-4 – Test setup for PSE tests in presence of off-hook phone emulator.............................. 18
Figure 6-5 – Test setup for PSE power class with DPU power signature defined as a pulse impulse 19
Figure 6-6 – DPU Signature circuit ................................................................................................................................. 19
Figure 6-7 – Electronic Load (I_{SR}) increments ................................................................................................. 21
Figure 6-8 – ELC reference diagram .................................................................................................................. 21
Figure 6-9 – Resistive network for power loss circuit ...................................................................................... 23
Figure 6-10 – Off-hook emulator circuitry ............................................................................................... 24
Figure 6-11 – Test setup for PSE voltage verification in the absence of false ELC3 detection......... 25
Figure 6-12 – Line currents and the timing diagram of the MOSFETs......................................................... 27
Figure 6-13 – Test setup for DPU power sharing testing .................................................................................. 28
Figure 6-14 – Power loss circuit with shunt resistor ................................................................................... 28
Figure 6-15 – Power Test setup for DPU Signature resistor test ................................................................ 29
Figure 7-1 – Allowed tested region for $V_{PSE}^{\text{IPSE}}$ diagram ................................................................................. 41
Figure 7-2 – Allowed tested region for $P_{PSE}^{\text{IPSE}}$ diagram .................................................................................. 42
Figure 7-3 – Power Frequency Common Mode Immunity test setup ......................................................... 45
Figure 7-4 – Disturbance Generator for Power Frequency Common Mode Immunity test ................. 46
Figure 7-5 – Coupling for Power Frequency Common Mode Immunity test ........................................... 46
Figure 7-6 – Example of a test setup for PSE micro-interrupt test ................................................................. 48
Figure 10-1 – DPU Emulator for PSE standalone testing (example) ................................................................. 56
List of Tables

Table 5-1 – DPU Information ........................................................................................................... 16
Table 5-2 – CPE Information.......................................................................................................... 16
Table 5-3 – RPF Information ........................................................................................................... 16
Table 6-1 – Valid parameter values for signature circuit ................................................................. 19
Table 6-2 – Non-valid parameter values for signature circuit ........................................................... 19
Table 6-3 – Power Classification signature .................................................................................... 20
Table 6-4 – RPF Power Class detection ......................................................................................... 20
Table 6-5 – Error Line Condition Parameters and Detection Criteria ............................................. 22
Table 6-6 - Upper limits of the Off-hook phone DC voltage/current characteristics ....................... 22
Table 6-7 – R_{loop} values for power loss circuit ........................................................................... 23
Table 6-8 – MELT signatures ......................................................................................................... 23
Table 6-9 – Off-hook emulator components ..................................................................................... 25
Table 6-10 – Test setup components ............................................................................................... 25
Table 6-11 – Test setup state definition and timing specification ..................................................... 26
Table 6-12 – Temperature and Humidity Range of Test Facility ....................................................... 30
Table 6-13 – AC voltage measurements of Test Facility ................................................................. 31
Table 7-1 – PSE electrical specification on U-R interface ................................................................ 38
Table 7-2 – Component specification of the Disturbance generator and coupling circuit ............... 46
Table 8-1 – Power supplies specification ......................................................................................... 49
Table 8-2 – Current and voltage meters specifications ................................................................. 49
Table 8-3 – Loop Resistances for DPU standalone power sharing test ........................................... 50
Table 9-1 – Single line performance loop requirements for locally powered DPU ......................... 55
Executive Summary

Broadband Forum’s Technical Report TR-338 [1] defines functional and safety test cases for the Power Source Equipment (PSE) implemented according to ETSI specification TS 101 548-1 [3], either as a stand-alone device or as a function integrated in the G.fast network termination ([4] and [5]), and reversely powered DPU implementations ([1]).

Issue 1 of TR-338 focuses on a PSE standalone tests in the test setup in which a DPU implementation only includes the reverse powering features specified in [3].

Amendment 1 to TR-338 includes new Appendix, with testing guidance and generalized test setup for the Differential Mode RPF Noise Limits test.

Issue 2 of this Technical Report integrates TR-338 Amendment 1, and expands on the test cases defined in issue 1 through the addition of:

- PSE Touch current test
- PSE Power frequency common mode immunity test
- PSE voltage verification test in the absence of false ELC3 (Off-hook) detection
- PSE Micro-interrupt test
- DPU Signature resistor test
- DPU power sharing test
- System level RPF tests
1 Purpose and Scope

1.1 Purpose

With short copper loops required by G.fast Distribution Point Units (DPUs) that push the deployment of the DPUs closer to the customer premises, local power and forward power may not be available at the deployment location. To power the DPU, power will come from the customer premises location over the copper pair used for data transmission; this is referred to as Reverse Power Feed (RPF).

Broadband Forum’s technical Report TR-338 [1] specifies a set of test cases and related pass/fail requirements for reverse powering (RPF) of remote network nodes (Gfast DPUs, single-port or multi-port) from customer premises equipment (one or multiple CPEs). Specifically, it defines functional and safety test cases for the Power Source Equipment (PSE) implemented according to ETSI specification TS 101 548-1 [3], either as a stand-alone device or as a function integrated in the G.fast (G.9700 [4] and G.9701 [5]) network termination ([5] and [5]), and reversely powered DPU implementations ([1]).

Issue 1 of TR-338 focuses on PSE standalone tests in the test setup in which a DPU implementation only includes the reverse powering features specified in [3].

Issue 2 of this Technical Report integrates TR-338 Amendment 1, and expands on the test cases defined in issue 1 through the addition of:

a. PSE Touch current test
b. PSE Power frequency common mode immunity test
c. PSE voltage verification test in the absence of false ELC3 (Off-hook) detection
d. PSE Micro-interrupt test
e. DPU Signature resistor test
f. DPU power sharing test
g. System level RPF tests

Test cases are mainly specified with reference to ETSI TS 101 548-1 [3] and TR-301 Issue 2 [1] requirements. Furthermore they are designed to ensure safe deployment of RPF equipment.

1.2 Scope

This document is the next revision of TR-338 [1].
# 2 References and Terminology

## 2.1 Conventions

In this Technical Report, several words are used to signify the requirements of the specification. These words are always capitalized. More information can be found be in RFC 2119 [8].

**SHALL**  
This word, or the term “REQUIRED”, means that the definition is an absolute requirement of the specification.

**SHALL NOT**  
This phrase means that the definition is an absolute prohibition of the specification.

**SHOULD**  
This word, or the term “RECOMMENDED”, means that there could exist valid reasons in particular circumstances to ignore this item, but the full implications need to be understood and carefully weighed before choosing a different course.

**SHOULD NOT**  
This phrase, or the phrase "NOT RECOMMENDED" means that there could exist valid reasons in particular circumstances when the particular behavior is acceptable or even useful, but the full implications need to be understood and the case carefully weighed before implementing any behavior described with this label.

**MAY**  
This word, or the term “OPTIONAL”, means that this item is one of an allowed set of alternatives. An implementation that does not include this option MUST be prepared to inter-operate with another implementation that does include the option.

## 2.2 References

The following references are of relevance to this Technical Report. At the time of publication, the editions indicated were valid. All references are subject to revision; users of this Technical Report are therefore encouraged to investigate the possibility of applying the most recent edition of the references listed below.

A list of currently valid Broadband Forum Technical Reports is published at [www.broadband-forum.org](http://www.broadband-forum.org).

<table>
<thead>
<tr>
<th>Document</th>
<th>Title</th>
<th>Source</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1] TR-338 Issue 1</td>
<td>Reverse Power Feed Testing</td>
<td>BBF</td>
<td>2018</td>
</tr>
<tr>
<td>[8] RFC 2119</td>
<td>Key words for use in RFCs to Indicate Requirement</td>
<td>IETF</td>
<td>1997</td>
</tr>
</tbody>
</table>

August 2020  
© The Broadband Forum. All rights reserved
2.3 Definitions

The following terminology is used throughout this Technical Report.

- **Gfast**
  - Marketing term for G.fast

- **Mains Supply**
  - AC electricity power supply

- **Normal operation**
  - State of a system (i.e., a DPU reversely powered by a PSE) reached after the start-up procedure has been completed

- **Start-up operation**
  - Start-up procedure of a system (powering part of a DPU and PSE)

- **POTS Remote Copper Reconfiguration (RCR)**
  - RCR refers to the Scenario where POTS from the exchange may be provided to the subscriber and shall be disconnected by the DPU, prior to start-up of the DPU. This is an optional extension of the MDSU protocol on lines where POTS may be present. Refer to clause 6.2.5.1 in [3].

- **One-box solution**
  - Power Source Equipment (PSE) is integrated in the same physical entity as CPE

- **Two-box solution**
  - Power Source Equipment (PSE) is a stand-alone device and not integrated in the same physical entity as CPE

- **PoE**
  - Power over Ethernet describes any of several standards (IEEE 802.3) which pass electric power along with data on twisted pair Ethernet cabling

- **PoE PD**
  - PoE Powered Device

2.4 Abbreviations

This Technical Report uses the following abbreviations:

- **AC**
  - Alternating Current

- **CPE**
  - Customer Premises Equipment
  - Note: CPE is also referred to as NTE (see [3])

- **CPE ME**
  - CPE Management Entity

- **DC**
  - Direct Current

- **ELC**
  - Error Line Condition

- **DPU**
  - Distribution Point Unit

- **DPU ME**
  - DPU Management Entity

- **FTTdp**
  - Fiber to the distribution point

- **FTU**
  - G.fast Transceiver Unit

- **FTU-O**
  - FTU at the Optical Network Unit (i.e., operator end of the line)

- **FTU-R**
  - FTU at the Remote site (i.e., subscriber end of the line)

- **G.fast**
  - Fast Access to Subscriber Terminals

- **MDSU**
  - Metallic Detection Start-Up

- **MELT**
  - Metallic Line Testing

- **NMS**
  - Network Management System

- **NT**
  - Network Termination

- **PRP**
  - Protocol for RCR
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PE</td>
<td>Power Extractor</td>
</tr>
<tr>
<td>PHY-L</td>
<td>Physical Layer</td>
</tr>
<tr>
<td>POTS</td>
<td>Plain Old Telephone Service</td>
</tr>
<tr>
<td>PS</td>
<td>Power Splitter</td>
</tr>
<tr>
<td>PSE</td>
<td>Power Source Equipment</td>
</tr>
<tr>
<td>PSU</td>
<td>Power Supply Unit</td>
</tr>
<tr>
<td>RCR</td>
<td>Remote Copper Reconfiguration</td>
</tr>
<tr>
<td>RPF</td>
<td>Reverse Power Feed</td>
</tr>
<tr>
<td>SUT</td>
<td>System Under Test</td>
</tr>
<tr>
<td>UPS</td>
<td>Un-interruptible Power Supply</td>
</tr>
</tbody>
</table>
3 Technical Report Impact

3.1 Energy Efficiency

TR-338 has no impact on energy efficiency.

3.2 Security

TR-338 has no impact on security.

3.3 Privacy

Any issues regarding privacy are not affected by TR-338.
4 Common Test Information

4.1 Compliance Requirements

The tests contained in this document are intended to verify that a Power Source Equipment (PSE) complies with the functional i.e., powering, electrical and safety requirements of ETSI technical specification TS 101 548 [3].

4.2 Test Plan Passing Criteria

The tests contained in this document are each marked with a test status, indicating: “mandatory”, “conditional mandatory” or “optional.”

Tests marked as “mandatory” SHALL be performed when completing testing according to this test plan.

Tests marked as “conditional mandatory” also include a conditional statement; which if met, indicates the test SHALL be considered as “mandatory.” If the conditional statement is not met, the test SHALL be considered as “not applicable.”

Tests marked as “optional” MAY be completed at the request of the tester or equipment manufacturer. For the purpose of determining a summary result, such as indicating a device “passes TR-338 testing,” the device SHALL pass all “mandatory” tests and all applicable “conditional mandatory” tests. “Optional” tests SHALL not impact the summary result.
5 Equipment Features

5.1 System Information

Figure 5-1 illustrates the functional reference model of the reversely powered DPU in a typical FTTdp deployment. The main functional blocks DPU, CPE and the reverse power feed system (RPF) are shown for line 1 of N lines connected to a DPU.

The FTU-O is located inside the distribution point unit (DPU) at the network side of the wire-pair (U-O reference point). The FTU-R is located at the customer premises side of the wire-pair (U-R reference point). The management of a DPU and CPE is performed by the network management system (NMS), passing management information to each management entity (DPU ME and CPE ME). The PHY-L blocks represent the physical layer of the DPU towards the access network and of the NT towards the customer premises, and the layer 2 and above functionalities contained in the DPU and the NT. The power is inserted on the line by the Power Source Equipment (PSE) located in the customer premises and extracted from the line by the Power Extractor (PE) located in the DPU. Power is extracted from each active port and combined in the Power Supply Unit (PSU). The PE and PSU are separated from the broadband signal on the line (at reference point U-O and U-R) by a power splitter (PS).

The DPU SHALL support the DPU-northbound management protocol that allows the ability to configure and retrieve the G.997.2 [6] managed objects used in this test plan. The management protocol is vendor discretionary.

The CPE is managed through the DPU-MIB and the G.9701 initialization/eoc/RMC. No LAN-side management protocol is required for the execution of this test plan, except as required to configure the CPE to pass Ethernet traffic between the G.fast and LAN interface(s).

In case of a 1-box solution where the PSE is in the same physical entity as the CPE, the RPF indications and OAM parameters shall be exchanged between the CPE ME and DPU ME using the G.997.2 RPF OAM management protocol. Otherwise, in case of a 2-box solution, ETSI TS 101 548 specification provides the foundation for the RPF parameters and indications that are exchanged between the PSE and the DPU.

Table 5-1, Table 5-2, and Table 5-3 are intended to provide test engineers and readers of the test report with sufficient information about the system (DPU, CPE and RPF) in order to ensure repeatability of results and to allow for accurate comparisons of reported test results. The tables
SHALL be populated prior to the start of the testing and SHALL be included as part of the test report. All fields SHALL be populated; if an item is not applicable, the item MAY be marked as “Not Applicable”.

### Table 5-1 – DPU Information

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Reference section in G.997.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPU system vendor ID (DPU_SYSTEM_VENDOR)</td>
<td>7.13.2.1</td>
</tr>
<tr>
<td>DPU system serial number (DPU_SYSTEM_SERIALNR)</td>
<td>7.13.2.3</td>
</tr>
<tr>
<td>FTU O ITU-T G.994.1 vendor ID (FTUO_GHS_VENDOR)</td>
<td>7.13.1.1</td>
</tr>
<tr>
<td>FTU O version number (FTUO_VERSION)</td>
<td>7.13.1.3</td>
</tr>
<tr>
<td>Support of POTS Remote copper reconfiguration Protocol (PRP)</td>
<td>A.6.2.7</td>
</tr>
<tr>
<td>Maximum DPU reach resistance $R_{reach,dpu}$ (7.5.2.1 of [ETSI TS 101 548])</td>
<td></td>
</tr>
<tr>
<td>DPU power class (SR1, SR2 or SR3) (7.2 of [ETSI TS 101 548])</td>
<td></td>
</tr>
<tr>
<td>Total number of ports (N)</td>
<td></td>
</tr>
</tbody>
</table>

### Table 5-2 – CPE Information

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Reference section in G.997.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>NT system vendor ID (NT_SYSTEM_VENDOR)</td>
<td>7.13.2.2</td>
</tr>
<tr>
<td>NT system serial number (NT_SYSTEM_SERIALNR)</td>
<td>7.13.2.4</td>
</tr>
<tr>
<td>FTU R ITU-T G.994.1 vendor ID (FTUR_GHS_VENDOR)</td>
<td>7.13.1.2</td>
</tr>
<tr>
<td>FTU R version number (FTUR_VERSION)</td>
<td>7.13.1.4</td>
</tr>
</tbody>
</table>

### Table 5-3 – RPF Information

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Reference section in G.997.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSE in the same physical entity with CPE (1-box solution)</td>
<td>A.7.6.2.1</td>
</tr>
<tr>
<td>PSE Product Name/Model if not integrated with CPE (2-box solution)</td>
<td></td>
</tr>
<tr>
<td>PSE power class (SR1, SR2 or SR3) (7.2 of [ETSI TS 101 548])</td>
<td></td>
</tr>
<tr>
<td>Battery backup available at the PSE</td>
<td>A.7.6.2.2</td>
</tr>
<tr>
<td>Support of POTS Remote copper reconfiguration Protocol (PRP)</td>
<td>A.7.6.2.3</td>
</tr>
<tr>
<td>Power splitter (external) Product Name/Model</td>
<td></td>
</tr>
</tbody>
</table>
6 Test Environments

6.1 Test setup

This section specifies the test setups applicable to this Test Plan.

6.1.1 Test setup for PSE functional testing

In this test plan the Gfast DPU is replaced by a DPU emulator.

The test setups below contain a number of circuits (e.g., DPU signature and power classification, etc.) and test instruments (e.g., voltage and current meter, electronic load). Details about these elements are provided in the sections below. Figures show only the case of a PSE with internal power splitter and the related interface named U-R. The voltage and current meter shown in the test setups below have time domain measurement capabilities.

Figure 6-1 shows the test configuration for PSE compliance tests to the electrical characteristics of short range power classes of ETSI TS 101 548 [3] and tests for the DPU signature detection and RPF power classification.

This configuration comprises an emulated DPU RPF front-end which includes the DPU Signature detection and RPF Power Classification circuits. These circuits are designed to operate over lower voltage ranges than nominal RPF voltage, not overlapped between each other.

The following describes the basic theory of operation of the RPF systems and is intended to aid the reader in understanding the purpose of the test setup(s). All values are provided for information purposes only, and the reader is encouraged to refer to the ETSI TS 101 548 [3] for the normative values.

The PSE performs fault detection first; if no fault is detected then it proceeds to the signature detection phase.

Then the PSE performs the DPU signature detection first (over a 2.8V-10V range) and the DPU disconnects the resistor signature if the voltage is larger than 10.1V - 12.8V.

Then the PSE performs the power classification (over a 14.5V - 20.5V range on the DPU side) and if the expected RPF Power Classification circuit (i.e., the expected ICLASS) is detected the PSE increases the voltage and the power classification circuit is disconnected. Only after these two recognition phases are completed the PSE increases the voltage up to its steady-state value.

The DPU Signature circuit and the RPF Power Classification circuit are specified in sections 6.1.1.1 and 6.1.1.2 respectively. The behavior of the Electronic Load for a proper execution of the test for PSE characterization is described in section 6.1.1.3.

Figure 6-1 through Figure 6-3 below show only the PSE, regardless of this being a stand-alone device or a function integrated with a NT Module/CPE. Furthermore the powering of the PSE (i.e., mains supply or battery supply) is not shown.

Figure 6-1 – Test setup for PSE electrical compliance and DPU signature detection and power classification
Figure 6-1 shows a simplified schematic of PSE test setup using an electronic load as the load termination. For electronic loads, the desired output current SHOULD be adjusted in constant current mode.

Figure 6-2 shows the test configuration for PSE tests involving fault conditions (e.g., startup with/without fault conditions, fault detection during normal PSE and DPU operation). The power class of the PSE and of the DPU (as implemented in its Power Classification circuit) shall match together [3].

The ELC (i.e., fault or Error Line Condition) insertion and Power Loss circuit are specified in sections 6.1.1.4 and 6.1.1.5 respectively.

Figure 6-2 – Test setup for PSE tests in presence of faults

The setup in Figure 6-2 requires the ability to collect a time domain measurement of the voltage and current on the line. For example this could be implemented via an oscilloscope with two channels used to measure the V\text{DC} (through a differential probe) and the I\text{DC} (through a differential probe) with a triggered measurement start.

Figure 6-3 shows the test setup for compliance of the PSE startup in the presence of MELT signature. The MELT signature is defined in section 6.1.1.6.

Figure 6-3 – Test setup for compliance of PSE startup in presence of MELT signature

Figure 6-4 shows the test setup for testing PSE detection of the off-hook phone during startup and normal operation.

Figure 6-4 – Test setup for PSE tests in presence of off-hook phone emulator

Figure 6-5 shows the test setup for testing PSE power class with DPU power signature defined as a pulse current with amplitude 10mA, pulse duration 75ms and period 325ms.
6.1.1.1 DPU Signature circuit

The DPU Signature circuit emulates the one implemented in a DPU and it is shown in Figure 6-6. A mechanical or solid-state switch shall be located in series with the signature circuit and it has to be controlled such that the signature circuit is applied or removed during the appropriate phases of the start-up protocol. An example of a control circuit can be found in Appendix A.

![Figure 6-6 – DPU Signature circuit](image)

The valid signature values specified in ETSI TS 101 548 [3] are reported in Table 6-1.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>R&lt;sub&gt;V-SIG&lt;/sub&gt;</td>
<td>23.7 kΩ</td>
<td>25.5 kΩ</td>
</tr>
<tr>
<td>C&lt;sub&gt;V-SIG&lt;/sub&gt;</td>
<td>50 nF</td>
<td>120 nF</td>
</tr>
</tbody>
</table>

ETSI TS 101 548 [3] specifies also non-valid signature values. These are reported in Table 6-2.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Low</th>
<th>High</th>
</tr>
</thead>
<tbody>
<tr>
<td>R&lt;sub&gt;NV-SIG&lt;/sub&gt;</td>
<td>15 kΩ</td>
<td>33 kΩ</td>
</tr>
<tr>
<td>C&lt;sub&gt;NV-SIG&lt;/sub&gt;</td>
<td>10 µF</td>
<td>---</td>
</tr>
</tbody>
</table>

6.1.1.2 RPF Power Classification circuit

In addition to the detection signature, the DPU includes a power classification signature. The key objectives for the classification circuitry are the following:

- Establish mutual identification of PSE and DPU as enhanced validation mechanism on top of the detection mechanism. This addresses the scenario in which a combination of connected equipment (e.g., phones, fax machines, etc.) would have the same signature as those of a valid DPU.
- Provide power levels interoperability criteria between PSE power classes and DPU power consumption

During the power classification phase, the DPU SHALL present only one power classification signature (V<sub>CLASS</sub>, I<sub>CLASS</sub>) according to Table 6-3. A mechanical or solid-state switch shall be located in
series with the classification signature and it has to be controlled such that the classification signature is applied or removed during the appropriate phases of the start-up protocol. An example of a control circuit can be found in 7.9.1.

### Table 6-3 – Power Classification signature

<table>
<thead>
<tr>
<th>Power classification signature</th>
<th>Voltage $V_{\text{CLASS at DPU}}$</th>
<th>Current $I_{\text{CLASS (min)}}$</th>
<th>Current $I_{\text{CLASS (max)}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Class SR1</td>
<td>14.5V to 20.5V</td>
<td>9 mA</td>
<td>12 mA</td>
</tr>
<tr>
<td>Class SR2</td>
<td></td>
<td>17 mA</td>
<td>20 mA</td>
</tr>
<tr>
<td>Class SR3</td>
<td></td>
<td>26 mA</td>
<td>30 mA</td>
</tr>
</tbody>
</table>

During the power classification phase, the PSE SHALL apply the voltage ($V_{\text{CLASS PSE}}$) between 16.5V and 20.5V (section 6.2.2 in [3]) and detect the RPF Power Class based on the measured current ($I_{\text{CLASS MEAS}}$) according to Table 6-4.

### Table 6-4 – RPF Power Class detection

<table>
<thead>
<tr>
<th>RPF power class</th>
<th>Voltage $V_{\text{CLASS PSE at PSE}}$</th>
<th>Current $I_{\text{CLASS MEAS (min)}}$</th>
<th>Current $I_{\text{CLASS MEAS (max)}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>RPF SR1</td>
<td>16.5V to 20.5V</td>
<td>8 mA</td>
<td>13 mA</td>
</tr>
<tr>
<td>RPF SR2</td>
<td></td>
<td>16 mA</td>
<td>21 mA</td>
</tr>
<tr>
<td>RPF SR3</td>
<td></td>
<td>25 mA</td>
<td>31 mA</td>
</tr>
</tbody>
</table>

#### 6.1.1.3 Electronic Load

The Electronic Load circuit should apply the load according to Figure 6-7:

- In 3% increments of $I_{\text{SR}_{\text{max}}}$ from 10mA to 0.95% × $I_{\text{SR}_{\text{min}}}$
  - $\Delta I = 5$mA for SR1
  - $\Delta I = 7.5$mA for SR2
  - $\Delta I = 10.5$mA for SR3
- In 2mA increments from 0.95×$I_{\text{SR}_{\text{min}}}$ to 1.05×$I_{\text{SR}_{\text{max}}}$
- Step time $T_{\text{STEP}} = \geq 30$ms

**Note:** If measurements are performed manually, $T_{\text{STEP}}$ could be increased to allow manual measurements of voltage, current, and power.

- Rise time $T_{\text{RISE}} = 20$ms

**Note:** The rate of change of current shall not exceed 1mA/µs (Table 37 in [3]).
6.1.1.4 Error Line Condition (ELC) circuit

The equivalent network model of the above Error Line Condition (ELC) circuit shown in Figure 6-8 is defined in section 6.1.1 in [3]. In practical implementations all ELC functions (Fig 6-7, Fig 6-2, Fig 6-4) MAY be combined into a single test setup.

Figure 6-8 – ELC reference diagram

The Error Line Condition parameters and detection criteria for the ELC network model are defined in Table 6-5.
Table 6-5 – Error Line Condition Parameters and Detection Criteria

<table>
<thead>
<tr>
<th>Error Line Condition</th>
<th>Description</th>
<th>Parameter</th>
<th>Detection Criteria</th>
</tr>
</thead>
<tbody>
<tr>
<td>ELC0</td>
<td>Open tip-to-ring</td>
<td>$R_{E_{min}} = 1 \text{ M}\Omega$</td>
<td>$R_{TR} \geq R_{E_{min}}$ for a duration exceeding 300ms (see NOTE 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$C_{E_{max}} = 100 \text{ nF}$</td>
<td>$C_{TR} \leq C_{E_{max}}$</td>
</tr>
<tr>
<td>ELC1</td>
<td>Short tip-to-ring</td>
<td>$R_{E_{max}} = 140 \Omega$</td>
<td>$R_{TR} \leq R_{E_{max}}$</td>
</tr>
<tr>
<td>ELC2</td>
<td>POTS Exchange (foreign) DC voltage</td>
<td>$U_{TRDCE_{max}} = 3 \text{ V}$</td>
<td>$</td>
</tr>
<tr>
<td>ELC3</td>
<td>Off-hook phone</td>
<td>Measured voltage and current in the range below the upper limit of the DC characteristics defined in Table 6-6.</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: This duration is set such that the definition of ELC0 does not overlap with the Maintain Power Signature definition as defined in Note 4 of Table 41 in [3].

Note 2: Due to the definition of parameters, definite detection of ELC1 or ELC3 may be ambiguous.

Feed resistance of ELC2 voltage source SHALL be 500Ω.

The off-hook phone emulator circuit of Figure 6-9 may be used to implement the ELC3 condition.

The upper limits of the off-hook phone DC characteristics in Table 6-6 are specified in Table 9 in [3].

Table 6-6 - Upper limits of the Off-hook phone DC voltage/current characteristics

<table>
<thead>
<tr>
<th>Point</th>
<th>Voltage (V)</th>
<th>Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>9</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>9</td>
<td>20</td>
</tr>
<tr>
<td>C</td>
<td>14.5</td>
<td>42</td>
</tr>
<tr>
<td>D</td>
<td>40</td>
<td>50</td>
</tr>
<tr>
<td>E</td>
<td>60</td>
<td>56</td>
</tr>
</tbody>
</table>

NOTE: Linear interpolation of voltage in function of current shall be used to obtain values between points A-E.

6.1.1.5 Power Loss Circuit

This section specifies the Power Loss circuit used to model a loop resistance $R_{loop}$, which is defined as the total DC resistance measured between the two conductors at one reference point while shorting the other two conductors at the other reference point:

- Loop resistance between U-O and U-RP2 is illustrated in Figure 29 [3]
- Loop resistance between U-O and U-R is illustrated in Figure 30 [3]

Loop resistance shall be implemented via a resistive network with fixed or tunable resistances at DC expressed in $\Omega$s. This resistive value includes the copper loop resistance and any additional resistance between the above interfaces (e.g., a connector, over-current protectors, a power splitter). The resistive circuit is shown in Figure 6-9.
The $R_{\text{loop}}$ values for the power loss circuit are listed in Table 6-7. These values roughly represent 20, 50, 100, 200, and 250 m loop lengths of cable with a loop resistance of 0.168Ω/m (0.5 mm section).

**Table 6-7 – $R_{\text{loop}}$ values for power loss circuit**

<table>
<thead>
<tr>
<th>Nominal value</th>
<th>R1</th>
<th>4Ω ± 5 %</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>R2</td>
<td>8Ω ± 5 %</td>
</tr>
<tr>
<td></td>
<td>R3</td>
<td>16Ω ± 5 %</td>
</tr>
<tr>
<td></td>
<td>R4</td>
<td>34Ω ± 5 %</td>
</tr>
<tr>
<td></td>
<td>R5</td>
<td>43Ω ± 5 %</td>
</tr>
</tbody>
</table>

### 6.1.1.6 MELT signature

MELT signatures located at the U-R interface are defined in section 6.1.2 in [3].

**Table 6-8 – MELT signatures**

<table>
<thead>
<tr>
<th>MELT signature</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DR type</td>
</tr>
<tr>
<td></td>
<td>Specified in TR-286</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Component</th>
<th>Nominal value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>470kΩ +/-1%</td>
</tr>
<tr>
<td>$U_{Z(D)}$</td>
<td>6.8V +/- 5% @ 50mA</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Component</th>
<th>Nominal value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>100kΩ +/-1%</td>
</tr>
<tr>
<td>C</td>
<td>470nF +/- 1%</td>
</tr>
<tr>
<td>$U_{Z(D1)}$</td>
<td>6.8V +/- 5% @ 50μA</td>
</tr>
<tr>
<td>$U_{Z(D2)}$</td>
<td>6.8V +/- 5% @ 50μA</td>
</tr>
</tbody>
</table>
### 6.1.1.7 Off-hook phone emulator circuitry

This section specifies an off-hook phone emulator circuit which shall be used for testing the PSE detection of the off-hook phone. The purpose of this circuit is to emulate off-hook phone detection on a PSE startup and powering mode and meet requirements for off-hook phone specification according to ETSI TS101 548 Table 9, and take into account Table 37 (Note 5).

The off-hook emulator circuitry is presented in Figure 6-10.

![Figure 6-10 – Off-hook emulator circuitry](image)

Purpose of switches S1 to S5 is to emulate the off-hook phone behavior during different phases of RPF PSE operations: detection, classification and normal operation when PSE is powering DPU according to the voltage/current characteristics of the off-hook phone defined in Table 6-6.

Off-hook phone behavior during the detection phase of PSE start up at $I_{S1}@9\,\text{V}=19\,\text{mA}$ and $I_{S4}@9\,\text{V}=7.6\,\text{mA}$ is emulated with switches S1 and S4 turned on.

Off-hook phone behavior during the classification phase of PSE start up at $I_{S2}@18\,\text{V}=48.7\,\text{mA}$ and $I_{S3}@18\,\text{V}=750\,\text{mA}$ is emulated with switches S2 and S3 turned on.

Off-hook phone behavior during the normal PSE operation supplying power to DPU at $I_{S4}@57\,\text{V}=55.6\,\text{mA}$ and $I_{S5}@18\,\text{V}=5.56\,\text{A}$ is emulated with switches S4 and S5 turned on.

Purpose of switch S6 is to test immunity of the PSE off-hook detection circuitry to load transients below 1mA/μs (Table 37 in [3]).

The off-hook emulator components are listed in Table 6-9.
### Table 6-9 – Off-hook emulator components

<table>
<thead>
<tr>
<th>Component</th>
<th>Nominal value</th>
</tr>
</thead>
<tbody>
<tr>
<td>BR</td>
<td>80V-100V, 5A bridge rectifier</td>
</tr>
<tr>
<td>D1</td>
<td>3V+/-5% Zener diode</td>
</tr>
<tr>
<td>D2, D3</td>
<td>9.1V+/-5% Zener diode</td>
</tr>
<tr>
<td>R1</td>
<td>240Ω ± 1 %</td>
</tr>
<tr>
<td>R2</td>
<td>154Ω ± 1 %</td>
</tr>
<tr>
<td>R3</td>
<td>10Ω ± 1 %</td>
</tr>
<tr>
<td>R4</td>
<td>1000Ω ± 1 %</td>
</tr>
<tr>
<td>R5</td>
<td>100Ω ± 1 %</td>
</tr>
<tr>
<td>R6</td>
<td>453Ω ± 5 % (Note 1)</td>
</tr>
<tr>
<td>L1</td>
<td>70mH ± 10 % (Note 2, Note 3)</td>
</tr>
<tr>
<td>S1, S2, S3, S4, S5, S6</td>
<td>Toggle switches (Note 4)</td>
</tr>
</tbody>
</table>

Note 1: Resistance value of R6 includes the DC resistance of inductor L1.
Note 2: Parasitic capacitance of inductor L1 shall be less than 10pF.
Note 3: Inductor L1 can be replaced by another electronic circuit to limit the dI/dt.
Note 4: Upon closure, the toggle switch shall not limit the dI/dt below 10mA/µs.

### 6.1.1.8 Test setup for PSE voltage verification in the absence of false ELC3 detection

This section describes the test setup for PSE voltage verification in the absence of false ELC3 detection, according to Note 5 of Table 41 of TS 101 548-1 [3].

The test setup is shown in Figure 6-11.

![Figure 6-11 – Test setup for PSE voltage verification in the absence of false ELC3 detection](image)

The test setup components are listed in Table 6-10.

### Table 6-10 – Test setup components

<table>
<thead>
<tr>
<th>Component</th>
<th>Nominal value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>5110 Ω +/-1%</td>
</tr>
<tr>
<td>R2</td>
<td>174 Ω +/-1%</td>
</tr>
<tr>
<td>R3</td>
<td>2430 Ω +/-1%</td>
</tr>
</tbody>
</table>
MOSFETs M1, M2, M3 and M4 operate as switches which are controlled by the Timing control block. Switch S1 can be either operated by the timing control block or can be controlled manually. The timing block and the optional manual control shall alter the state of the test setup starting from the Initial state, through A, B, C, D, E, F, till the End state, as defined in Table 6-11.

<table>
<thead>
<tr>
<th>Test setup states</th>
<th>Initial</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>End</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Duration</strong></td>
<td>n/a</td>
<td>t1</td>
<td>5s</td>
<td>240ms</td>
<td>0.5ms</td>
<td>4ms</td>
<td>5s</td>
<td>n/a</td>
</tr>
<tr>
<td><strong>Applicable notes</strong></td>
<td>Note 1</td>
<td>Note 2</td>
<td>Note 3</td>
<td>Note 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>S1 state:</strong></td>
<td>closed</td>
<td>closed</td>
<td>open</td>
<td>open</td>
<td>open</td>
<td>open</td>
<td>open</td>
<td>open</td>
</tr>
<tr>
<td><strong>M1 state:</strong></td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td><strong>M2 state:</strong></td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td><strong>M3 state:</strong></td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td><strong>M4 state:</strong></td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
</tbody>
</table>

Note 1: \( t1 \) SHALL be between 1s and 5s.
Note 2: In state C, the line current shall be below 10mA for at least 240ms but no longer than 250ms.
Note 3: In state D, the time derivative of the line current shall exceed \( 1\text{mA/µs} \) after M2 and M3 are closed, and the line current shall be above 25mA but below 373mA for at least 0.5ms but no longer than 1ms.
Note 4: In state E, the line current shall be below 25mA for at least 4ms, but no longer than 5ms.

The line currents and the timing diagram of the MOSFETs M1, M2, M3 and M4 are illustrated in Figure 6-12.
6.1.2 Test setup for DPU functional testing

6.1.2.1 Test setup for DPU power sharing test

Figure 6-13 shows the test setup for DPU power sharing test. While two test methods, Method A (defined in 8.2.1) and Method B (defined in 8.2.2), are eligible for measuring power extracted by the DPU, multi-channel voltmeter is only used in test Method A.
The test setup makes use of external power splitters, so that the G.fast signal is separated from the measuring equipment, power loss circuit and voltage source.

When using Method A, the average power at the U-O interface for every port of the DPU is determined by subtracting power loss between U-O and U-R from the injected power at U-R. This is achieved by measuring the loop resistance between U-R and U-O and the voltage at U-R once and sampling the line current periodically for each port of the DPU.

Method B relies on the RPF performance monitoring object “DPU extracted Energy counter (CURR/PREV_NE_15_EE)”, as defined in ITU-T G.997.2 [6], to calculate the average power at U-O for every port of the DPU.

**6.1.2.1.1 Power loss circuit with Shunt resistor**

The Power loss circuit with Shunt resistor is shown in Figure 6-14. It contains two shunt resistors (R_{shunt}) and two fixed or tunable resistors (R_{drop}). One shunt resistor is used by the multi-channel voltmeter to measure the line current. The two fixed or tunable resistors are selected or tuned as such that the loop resistance between U-R and U-O, as defined in clause 7.5.2.1 of TS 101 548-1 [3], for every port of DPU, complies to Table 8-3.

**6.1.2.1.2 Power splitter**

The power splitter shall comply to the “CPE – case 1” power splitter as defined in clause 8.3.5 of TS 101 548-1 [3], whereby:
• The “Power only” interface corresponds to the U-R2P interface of a power splitter
• The “Data and Power” interface corresponds to the U-R interface of a power splitter
• The “Data out” interface corresponds to the U-R2 interface of a power splitter

The power splitter class refers to clause 8.2 of TS 101 548-1 [3] and it shall be defined by the DPU manufacturer.

6.1.2.1.3 G.fast CPE

The G.fast CPE is to be selected by the DPU manufacturer.

6.1.2.1.4 Voltage source \( V_{PSE} \)

The voltage source shall apply a DC voltage between 55.75V and 60V. The output of the voltage source shall be isolated from the earth ground, the isolation shall comply with clause 7.5.1.2 of TS 101 548-1 [3]. The available output power and output impedance shall be ample so that the output voltage shall remain between 55.75V and 60V under any DPU load condition, including inrush current.

To simplify the setup the following is allowed:

• Multiple lines may be fed by a single voltage source
• If multiple voltage sources are used, the negative pole of each voltage source may be interconnected

6.1.2.1.5 Multi-channel voltmeter

The multi-channel voltmeter shall have a least one channel for every port of the DPU. The input impedance of each channel shall exceed 5MΩ. Filtering or averaging may be applied over the sample acquisition time. The multi-channel voltmeter shall be able to sample at least one channel per second.

6.1.2.2 Test setup for DPU Signature resistor test

Figure 6-15 shows the test setup for the DPU Signature resistor (RSIG) test.
6.1.3 Test setup for system level RPF testing

6.1.3.1 Test Configurations

6.1.3.1.1 Ethernet/IP Traffic Setup
See Section 5.1.1 in TR-380.

6.1.3.1.2 Ethernet Traffic Frame Sizes
See Section 5.1.2 in TR-380.

6.1.3.1.3 Physical Layer Test Setup
See Section 5.1.3 in TR-380.

6.1.3.2 System Under Test (SUT) settings
See Section 5.3 in TR-380.

6.1.3.3 Test Loop Topologies
Single line tests (non-vectored) are performed on the TP-100 twisted pair loop type. See Section 5.4.1.1 in TR-380.

6.1.3.4 Background Noise
See Section 5.4.2.1 in TR-380.

6.1.3.5 Management of the SUT
See Section 5.4.5 in TR-380.

6.1.4 Test Setup characteristics

6.1.4.1 Temperature and humidity
The ranges of temperature and humidity of the test facility, over the entire time for which the tests are conducted, SHALL be recorded in a manner similar to that shown in Table 6-12 and SHALL be included as part of the test report.

The measured temperatures and humidities SHOULD be within the acceptable ranges below:

- temperature: between 15°C (59°F) and 35°C (95°F)
- humidity: between 5% and 85%

<table>
<thead>
<tr>
<th>Parameter</th>
<th>High</th>
<th>Low</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Humidity</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6.1.4.2 AC voltage
The AC voltage used to power the PSEs SHALL be recorded as shown in Table 6-13 and included in the test report.
Voltage measurements SHALL be performed three times over the entire time tests are conducted; and, in case of testing of a multi-line DPU, the voltage measurements SHALL be taken over three of the power sources to which the PSEs are connected.

Table 6-13 – AC voltage measurements of Test Facility

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Begin test session</th>
<th>Middle test session</th>
<th>End test session</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC voltage-1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC voltage-2 (NOTE)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC voltage-3 (NOTE)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: This applies only to multi-line DPU testing.

The measured AC voltages SHOULD be within the acceptable ranges below depending on the region the PSE is tested for:

- Europe: 230Vac ± 10% @50Hz
- North America: 120Vac ± 10% @60Hz
- China: 220Vac ± 10% @50Hz
- Japan: 100Vac ± 10% @50Hz or 60Hz
7 PSE standalone functional testing

Purpose of this testing is to verify that a Power Source Equipment (PSE) implementation complies with the ETSI TS 101 548 [3] requirements. Section 7 specifies functional and safety test cases for the PSE standalone test setup.

Test cases include test procedures and pass/fail requirements for different stages of PSE operation: in presence of error line conditions, during start-up and in normal operation (i.e., steady state when PSE reversely powers a DPU). These tests are applicable to the one-box and two-box solutions.

An example of a DPU emulator is given in 7.9.1.

7.1 ELC testing during start-up

The purpose of this test is to verify that a PSE performs detection and protection functions during start up in presence of the following error line conditions (ELC):

- ELC0 – open circuit between tip and ring
- ELC1 – short circuit between tip and ring
- ELC2 – foreign voltage
- ELC3 – off-hook phone model

7.1.1 ELC0- open tip-to-ring test

Test requirement: Mandatory.

7.1.1.1 Test Setup

1. The PSE and the DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The ELC insertion circuit SHALL be set to ELC0, see Figure 6-8 and Table 6-5.
3. The loop resistor Rloop SHALL be set to 43$\Omega$ +/-5%, see Table 6-7.
4. The DPU signature RV-SIG SHALL be set to 24.9k$\Omega$ +/-1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. The electronic load (ISRi) SHALL be set to 10mA, see 6.1.1.3.

7.1.1.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Disconnect the PSE from the test setup.
4. Create the ELC0 condition.
5. Reconnect the PSE to the test setup.
6. Wait 5 seconds, then measure the output voltage over a 5 second period at the PSE. Record the peak value during this period.
7. Record if the device indicated an ELC0 failure condition.
8. Remove the ELC0 condition.
9. Wait 5 seconds, then measure output voltage at the PSE.

7.1.1.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 6.
3. The measured peak output voltage during step 6.
4. Report whether PSE provided indication of detected ELC0 condition [yes/no].
5. The measured output voltage in step 9.
7.1.1.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 6, the measured peak voltage on the line SHALL NOT exceed 30V.
3. In step 9, the measured output voltage SHALL be in the range of 55.75-60V.

7.1.2 ELC1-Short tip-to-ring test

Test requirement: Mandatory.

7.1.2.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The ELC insertion circuit SHALL be set to ELC1, see Figure 6-8 and Table 6-5.
3. The loop resistor $R_{loop}$ SHALL be set to 43Ω +/-5%, see Table 6-7.
4. The DPU signature $R_{V,SIG}$ SHALL be set to 24.9kΩ +/-1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. The electronic load ($I_{SR}$) SHALL be set to 10mA, see 6.1.1.3.

7.1.2.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Disconnect the PSE from the test setup.
4. Create the ELC1 condition.
5. Reconnect the PSE to the test setup.
6. Wait 5 seconds, then measure output voltage and current at the PSE.
7. Record if the device indicated an ELC1 failure condition.
8. Remove the ELC1 condition.
9. Wait 5 seconds, then measure output voltage at the PSE.

7.1.2.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 6.
3. Report whether PSE provided indication of detected ELC1 condition [yes/no].
4. The measured output voltage in step 9.

7.1.2.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 6, the measured output voltage SHALL be less than 1V and the measured output current SHALL be less than 10 mA.
3. In step 9, the measured output voltage SHALL be in the range of 55.75-60V.

7.1.3 ELC2-Foreign voltage test

Test requirement: Mandatory.

7.1.3.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The ELC insertion circuit SHALL be set to ELC2, see Figure 6-8 and Table 6-5.
3. The loop resistor $R_{loop}$ SHALL be set to 43Ω +/-5%, see Table 6-7.
4. The DPU signature $R_{V,SIG}$ SHALL be set to 24.9kΩ +/-1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. The electronic load \( I_{SR} \) SHALL be set to 10mA, see 6.1.1.3.

### 7.1.3.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Disconnect the PSE from the test setup.
4. Create the ELC2 condition by inserting the voltage of 3Vdc with Plus connected to the Tip and Minus connected to the Ring.
5. Reconnect the PSE to the test setup.
6. Wait for 5 seconds, then measure output voltage at the PSE.
7. Record if the device indicated an ELC2 failure condition.
8. Remove the ELC2 condition.
9. Wait for 5 seconds, then measure output voltage at the PSE.
10. Disconnect the PSE from the test setup.
11. Repeat steps 4-9 with the ELC2 voltage of 40Vdc and 60Vdc.
12. Reverse the polarity of the ELC2 voltage.
13. Repeat steps 5-10.

### 7.1.3.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 6.
3. Report whether PSE provided indication of detected ELC2 condition [yes/no].
4. The measured output voltage in step 9.

### 7.1.3.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 6, the measured output voltage SHALL NOT exceed ELC2 voltage.
3. In step 9, the measured output voltage SHALL be in the range of 55.75-60V.

### 7.1.4 ELC3-Off-hook phone test

This test covers the off-hook detection during the start-up phase (MDSU detection and classification).

**Test requirement:** Mandatory.

#### 7.1.4.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-4.
2. Off-hook emulator circuitry SHALL be connected with toggle switches S1…S6 in an off position (see Figure 6-10).
3. The loop resistor \( R_{loop} \) SHALL be set to 43Ω +/-5%, see Table 6-7.
4. The DPU signature \( R_{V-SIG} \) SHALL be set to 24.9kΩ +/-1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. The electronic load \( I_{SR} \) SHALL be set to 10mA, see 6.1.1.3.

#### 7.1.4.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Disconnect the PSE from the test setup.
4. Turn on switch S1.
5. Reconnect the PSE to the test setup.
6. Wait 1 second, then measure output voltage at the PSE (see Note 1).
7. Turn off switch S1.
8. Wait 5 seconds, then measure output voltage at the PSE.
9. Disconnect the PSE from the test setup.
10. Turn on switch S4.
11. Reconnect the PSE to the test setup.
12. Wait 1 second, then measure output voltage at the PSE (see Note 1).
13. Turn off switch S4.
14. Wait 5 seconds, then measure output voltage at the PSE.
15. Disconnect the PSE from the test setup.
16. Turn on switch S2.
17. Reconnect the PSE to the test setup.
18. Wait 1 second, then measure output voltage at the PSE (see Note 1).
19. Turn off switch S2.
20. Wait 5 seconds, then measure output voltage at the PSE.
21. Disconnect the PSE from the test setup.
22. Turn on switch S3.
23. Reconnect the PSE to the test setup.
24. Wait 1 second, then measure output voltage at the PSE (see Note 1).
25. Turn off switch S3.
26. Wait 5 seconds, then measure output voltage at the PSE.

Note 1: Voltage measurements SHALL NOT be made during the PSE detection or classification phase, where, the PSE may injecter voltage onto the line for the purpose of DPU detection or classification.

7.1.4.3 Report

1. The measured DC output voltage in steps 2, 6, 8, 12, 14, 18, 20, 24, 26.
2. Report whether PSE provided indication of detected ELC3 condition [yes/no].

7.1.4.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 6, the measured output voltage SHALL be less than 1V.
3. In step 8, the measured output voltage SHALL be in the range of 55.75-60V.
4. In step 12, the measured output voltage SHALL be less than 1V.
5. In step 14, the measured output voltage SHALL be in the range of 55.75-60V.
6. In step 18, the measured output voltage SHALL be less than 1V.
7. In step 20, the measured output voltage SHALL be in the range of 55.75-60V.
8. In step 24, the measured output voltage SHALL be less than 1V.
9. In step 26, the measured output voltage SHALL be in the range of 55.75-60V.

7.2 Start-up tests

7.2.1 Line detection test during start-up

Purpose of this test is to ensure that a PSE can start up upon detection of the valid DPU signature. Also, to test a PSE ability to detect non-valid DPU signature values.

Test requirement: Mandatory.

7.2.1.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-1.
2. The loop resistor $R_{loop}$ SHALL be set to $4\Omega \pm 5\%$, see Table 6-7.
3. The DPU signature $R_{V_{SIG}}$ SHALL be set to $24.9k\Omega \pm 1\%$. 

August 2020 © The Broadband Forum. All rights reserved
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. The electronic load \( I_{SR} \) SHALL be set to 10mA, see 6.1.1.3.

**7.2.1.2 Method of Procedure**

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure PSE output voltage.
3. Disconnect the PSE from the test setup.
4. Set DPU signature \( R_{V,SIG} \) to 33.6 K +/-1%.
5. Reconnect the PSE to the test setup.
6. Wait 5 seconds, then measure PSE output voltage over a 5 second period. Record the peak value during this period.
7. Disconnect the PSE from the test setup.
8. Set DPU signature \( R_{V,SIG} \) to 14.7 K +/-1%.
9. Repeat steps 5-7.
10. Set the loop resistor \( R_{loop} \) to 43\( \Omega \) +/-5%, see Table 6-7.
11. Repeat steps 1-9.

**7.2.1.3 Report**

1. The measured output voltage in step 2.
2. The measured peak output voltage in step 6.

**7.2.1.4 Expected Results**

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 6, the measured peak output voltage SHALL be less than 10V.

**7.2.2 Test of PSE RPF power classes and classification signature**

**Test requirement:** Mandatory.

**7.2.2.1 Test Setup**

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-1.
2. The loop resistor \( R_{loop} \) SHALL be set to 4\( \Omega \) +/-5%, see Table 6-7.
3. The DPU signature \( R_{V,SIG} \) SHALL be set to 24.9k\( \Omega \) +/-1%.
4. The DPU emulator Power Class resistor SHALL be set
   a. (Case 1: PSE and DPU power classes match) to the power class that corresponds to the tested PSE power class, see Table 6-4.
   b. (Case 2: PSE and DPU power classes mismatch) as follows:
      i. For PSE class SR3, set DPU emulator to class SR2 (see Table 6-4)
      ii. For PSE class SR2, set DPU class SR3 (see Table 6-4)
      iii. For PSE class SR1, set DPU emulator to SR2 (see Table 6-4)
   c. (Case 3: PSE and DPU power classes mismatch) as follows:
      i. For PSE class SR3, set DPU emulator to class SR1 (see Table 6-4)
      ii. For PSE class SR2, set DPU class SR1 (see Table 6-4)
      iii. For PSE class SR1, set DPU emulator to SR3 (see Table 6-4)
5. The electronic load \( I_{SR} \) SHALL be set to 10mA, see 6.1.1.3.

**7.2.2.2 Method of Procedure**

1. Set the DPU emulator power class resistor according to Case 1 settings.
2. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
3. Wait 5 seconds, then measure output voltage at the PSE.
4. Disconnect the PSE from the test setup.
5. Repeat steps 2-4 for Case 2 and Case 3 power class settings.

### 7.2.2.3 Report

1. The measured output voltage in step 3.

### 7.2.2.4 Expected Results

1. In step 3,
   a. For Case 1: DC output voltage SHALL be in the range 55.75-60V, which indicates that PSE and DPU power classes match.
   b. For Case 2: PSE voltage pulses SHALL be less than 20.5V on U-R interface, which indicates that PSE and DPU power classes do not match.
   c. For Case 3: PSE voltage pulses SHALL be less than 20.5V on U-R interface, which indicates that PSE and DPU power classes do not match.

### 7.2.3 Start-up in presence of MELT signature

**Test requirement:** Mandatory.

#### 7.2.3.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-3.
2. The loop resistor $R_{\text{loop}}$ SHALL be set to 43Ω +/-5%, see Table 6-7.
3. The DPU signature $R_{\text{V-SIG}}$ SHALL be set to 24.9kΩ +/-1%.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. The electronic load ($I_{\text{SRi}}$) SHALL be set to 10mA, see 6.1.1.3.
6. The MELT signature SHALL be set to DR type, see Table 6-8.

#### 7.2.3.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Disconnect the PSE from the test setup.
4. Repeat steps 1-3 with the MELT signature set to ZRC type and RC type.

#### 7.2.3.3 Report

1. The measured output voltage in step 2.

#### 7.2.3.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.

### 7.3 Normal operation tests

The purpose of this test is to verify that the output voltage, continuous output current and continuous output power of a PSE in a normal operation state (i.e., steady state when PSE reversely powers a DPU) comply with Table 7-1. Electrical parameters in Table 7-1 are originally defined in Table 35 in [3].

PSE electrical specification applies to U-R interface when a power splitter is integrated in a PSE. When an external power splitter is used as a standalone device, Table 7-1 applies to U-R2P interface.
### Table 7-1 – PSE electrical specification on U-R interface

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Unit</th>
<th>Min</th>
<th>Max</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output voltage</td>
<td>$V_{PSE}$</td>
<td>V</td>
<td>55.75</td>
<td>60</td>
<td>Typical 57V. Total output voltage deviation, including initial set up, load/line, temperature regulations is $+5%$, $-2.2%$. Up to 60V allow for transient conditions (NOTE 2).</td>
</tr>
<tr>
<td>Continuous output current for RPF Class SR1</td>
<td>$I_{SR1}$</td>
<td>mA</td>
<td>161</td>
<td></td>
<td>$P_{out,SR1-MAX}/V_{PSE}$ NOTE 1</td>
</tr>
<tr>
<td>Continuous output current for RPF Class SR2</td>
<td>$I_{SR2}$</td>
<td>mA</td>
<td>241</td>
<td></td>
<td>$P_{out,SR2-MAX}/V_{PSE}$ NOTE 1</td>
</tr>
<tr>
<td>Continuous output current for RPF Class SR3</td>
<td>$I_{SR3}$</td>
<td>mA</td>
<td>336</td>
<td></td>
<td>$P_{out,SR3-MAX}/V_{PSE}$ NOTE 1</td>
</tr>
<tr>
<td>Continuous output power for Class SR1</td>
<td>$P_{SR1}$</td>
<td>W</td>
<td>8.98</td>
<td>10</td>
<td>$P_{SRimin}=V_{PSEimin}\times I_{SRimin}$</td>
</tr>
<tr>
<td>Continuous output power for Class SR2</td>
<td>$P_{SR2}$</td>
<td>W</td>
<td>13.44</td>
<td>15</td>
<td>$P_{SRimax}=V_{PSEMimax}\times I_{SRimax}$ where i is 1,2 and 3</td>
</tr>
<tr>
<td>Continuous Output power Class SR3</td>
<td>$P_{SR3}$</td>
<td>W</td>
<td>18.73</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td>Overload time limit</td>
<td>$T_{CUT}$</td>
<td>ms</td>
<td>50</td>
<td>75</td>
<td>To allow startup transients, measurement should be taken during power up and 1ms after $V_{PSE} &gt; 30V$.</td>
</tr>
<tr>
<td>Inrush current</td>
<td>$I_{INRUSH}$</td>
<td>mA</td>
<td>450</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:**

a) The PSE shall remain in a normal operation state if $I_{SRi}$ remains below $I_{SRimin}$, in absence of any fault condition.
b) The PSE shall remain in a normal operation state, in absence of any fault condition (for example ELC1) if $I_{SRi}$ exceeds $I_{SRimin}$ or $I_{SRimax}$, but for no longer than $T_{CUTimin}$.
c) If $I_{SRi}$ exceeds $I_{SRimin}$ for longer than $T_{CUTimin}$, the PSE may return to quiescent state; or it may remain in a normal operation state in absence of any fault condition.
d) If $I_{SRi}$ exceeds $I_{SRimax}$ for longer than $T_{CUTimax}$ the PSE shall return to quiescent state.

**Note 2:** $V_{PSE}$ is a PSE output voltage and is measured according to IEC62368-1 edition 2.0, paragraph 6.2.2.

### 7.3.1 PSE operation in presence of ELC1 (short tip-to-ring)

**Test requirement:** Mandatory.

#### 7.3.1.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The ELC insertion circuit SHALL be set to ELC1, see Figure 6-8 and Table 6-5.
3. The loop resistor $R_{loop}$ SHALL be set to $43\Omega +/-5\%$, see Table 6-7.
4. The DPU signature $R_{V-SIG}$ SHALL be set to 24.9kΩ $+$/$-$1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. The electronic load ($I_{SR}$) SHALL be set to 10mA, see 6.1.1.3.

7.3.1.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Create the ELC1 condition.
4. Wait 5 seconds, then measure output voltage and current at the PSE.
5. Remove the ELC1 condition.
6. Wait 5 seconds, then measure output voltage at the PSE.

7.3.1.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 4.
3. Report whether PSE provided indication of detected ELC1 condition [yes/no].
4. The measured output voltage in step 6.

7.3.1.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 4, the measured output voltage SHALL less than 1V and the measured output current shall be less than 10 mA.
3. In step 6, the measured output voltage SHALL be in the range of 55.75-60V.

7.3.2 PSE operation in presence of ELC3 (off-hook phone)

This test covers the off-hook detection during normal operation, taking into account the dI/dt generated by the off-hook. Specific order in which the switches should be turned on (and turned off) is described in Section 6.1.1.7.

Test requirement: Mandatory.

7.3.2.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-4.
2. Off-hook emulator circuitry SHALL be connected with toggle switches S1…S6 in an off position.
3. The loop resistor $R_{loop}$ SHALL be set to 43Ω $+$/$-$5%, see Table 6-7.
4. The DPU signature $R_{V-SIG}$ SHALL be set to 24.9kΩ $+$/$-$1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. The electronic load ($I_{SR}$) SHALL be set to 10mA, see 6.1.1.3.

7.3.2.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Turn on switch S4.
4. Wait 1 second, then measure output voltage at the PSE (see Note 1).
5. Turn off switch S4.
6. Wait 5 seconds, then measure DC output voltage at the PSE.
7. Turn on switch S5.
8. Wait 1 second, then measure output voltage at the PSE (see Note 1).
9. Turn off switch S5.
10. Wait 5 seconds, then measure output voltage at the PSE.
11. Turn on switch S6.
12. Wait 1 second, then measure output voltage at the PSE.
14. Wait 5 seconds, then measure output voltage at the PSE.

**Note 1:** Due to repetitive start-up retrials of the PSE, the 1 second wait time should be increased if necessary, to avoid that the measurement coincides with the detection or classification phase of the PSE.

### 7.3.2.3 Report

1. The measured output voltage in steps 2, 4, 6, 8, 10, 12, 14.
2. Report whether PSE provided indication of detected ELC3 condition [yes/no].

### 7.3.2.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 4, the measured output voltage SHALL be less than 1V.
3. In step 6, the measured output voltage SHALL be in the range of 55.75-60V.
4. In step 8, the measured output voltage SHALL be less than 1V.
5. In step 10, the measured output voltage SHALL be in the range of 55.75-60V.
6. In step 12, the measured output voltage SHALL be in the range of 55.75-60V.
7. In step 14, the measured output voltage SHALL be in the range of 55.75-60V.

### 7.3.3 PSE electrical characteristics at the PSE output

**Test requirement:** Mandatory.

#### 7.3.3.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The loop resistor $R_{loop}$ SHALL be set to $43\ \Omega \pm/5\%$, see Table 6-7.
3. The DPU signature $R_{V-SIG}$ SHALL be set to $24.9k\Omega \pm/1\%$.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. The electronic load ($I_{SRi}$) SHALL be set to 10mA, see 6.1.1.3.

#### 7.3.3.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Using electronic load increase the current per Figure 6-7 and requirements of 6.1.1.3.
4. Measure output voltage, current and power on every step of Figure 6-7.

#### 7.3.3.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage ($V_{PSE}$), current ($I_{PSE}$) and power ($P_{PSE}$) in step 4.

#### 7.3.3.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 4, the measured output voltage, current and power SHALL be according to Figure 7-1 and Figure 7-2:
a. For $I_{PSE} \leq I_{SRimin}$, $V_{PSE}$ SHALL be in the range of 55.75-60V.
b. For $I_{SRimin} < I_{PSE} \leq I_{SRimax}$, PSE MAY or MAY NOT remove the $V_{PSE}$ in the range of 55.75-60V.
c. For $I_{PSE} > I_{SRimax}$, PSE SHALL remove $V_{PSE}$ in the range of 55.75-60V.
d. $V_{PSE} - I_{PSE}$ diagram SHALL lay within the allowed tested region shown in Figure 7-1.
e. $P_{PSE} - I_{PSE}$ diagram SHALL lay within the allowed tested region shown in Figure 7-2.

The following parameters are defined in Figure 7-1:

- $V_{PSEmax}$ is the maximum DC voltage of PSE
- $V_{PSEmin}$ is the minimum DC voltage of PSE
- $I_{SRimax}$ is the maximum DC current for RPF power class SRI, $i=1,2,3$
- $I_{SRimin}$ is the minimum DC current for RPF power class SRI, $i=1,2,3$
The following parameters are defined in Figure 7-2:

- $P_{SRi\text{max}} = V_{PSE\text{max}} \times I_{SR\text{max}}$, $i=1,2,3$
- $P_{SRi\text{min}} = V_{PSE\text{min}} \times I_{SRi\text{min}}$, $i=1,2,3$
- $P_{1\text{max}} = V_{PSE\text{max}} \times 10\text{mA}$
- $P_{1\text{min}} = V_{PSE\text{min}} \times 10\text{mA}$

Note that the gray regions in Figure 7-1 and Figure 7-2 are each indicated as “not tested” because the $I_{PSE} < I_{SRi}$=10 mA.

7.3.4 Test on PSE power class

Purpose of this test is to ensure the PSE will be in powering stage while DPU is supplying minimum power signature current equal to:

- DC current of 10mA
- Pulse current with amplitude 10mA, pulse duration 75ms and period 325ms (Table 7-1, Note 2d)

7.3.4.1 Case 1: DPU Power signature is 10mA DC current

Test requirement: Mandatory.

7.3.4.1.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The loop resistor $R_{loop}$ SHALL be set to 43Ω +/-5%, see Table 6-7.
3. The DPU signature $R_{V-SIG}$ SHALL be set to 24.9kΩ +/-1%.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. The electronic load ($I_{SRi}$) SHALL be set to 10mA, see 6.1.1.3.
7.3.4.1.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. In order to set PSE current to 0mA, insert the ELC0 condition (open tip-to-ring).
4. After 5 seconds measure sensing voltage pulses and output voltage over a 5 second period.
5. Remove the ELC0 condition.
6. Wait 5 seconds, then measure output voltage at the PSE.

7.3.4.1.3 Report

1. The measured output voltage in step 2.
2. The measured sensing voltage pulses and output voltage in step 4.
3. The measured output voltage in step 6.

7.3.4.1.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 4, the measured voltage SHALL NOT exceed 30V during the 5 seconds measurement period.
3. In step 6, the measured output voltage SHALL be in the range of 55.75-60V.

7.3.4.2 Case 2: DPU Power signature is a pulse current with amplitude 10mA, pulse duration 75ms and period 325 ms

Test requirement: Mandatory.

Test setup with DPU power signature as a pulse current is shown in Figure 6-5.

7.3.4.2.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-2.
2. The loop resistor Rloop SHALL be set to 43Ω +/-5%, see Table 6-7.
3. The DPU signature RV-SIG SHALL be set to 24.9kΩ +/-1%.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. Resistor R1 is 1100Ω +/-1% and a toggle switch S1 is ON.
6. The electronic load (I_{SR}) SHALL be set to 0mA, see 6.1.1.3.

7.3.4.2.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Using electronic load, set current pulses of 10mA, with load profile 75ms ON and 250ms OFF (0mA) and turn on electronic load.
4. Turn off switch S1.
5. Wait 5 seconds, then measure output voltage at the PSE.

7.3.4.2.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 5.
7.3.4.2.4 Expected Results

1. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
2. In step 5, the measured output voltage SHALL be in the range of 55.75-60V.

7.4 POTS Remote Copper Reconfiguration (PRP) testing

For further study.

7.5 Reverse Power Feed (RPF) Noise tests

For further study.

7.6 PSE Touch current test

The purpose of this test is to verify compliance of the PSE against the PSE Touch Current limit defined in ETSI TS 101 548-1 [3].

Note: Clause 7.1.1 of [3] states the following:

"Safety aspects of Reverse Power Feed are covered by CENELEC EN 60950-1 [2] and CENELEC EN 62368-1 [9]."

NOTE:
At the time of publication of the present document, two CENELEC safety standards for Information and Communications Technology are in force. The current Date of Withdrawal (DoW) of CENELEC EN 60950-1 [2] is 2020. Therefore, the present document references both standards. In Europe it is mandatory to demonstrate compliance with either CENELEC EN 60950-1 [2] or CENELEC EN 62368-1 [9]."

Per clause 7.5.1.3 of [3], the touch current from a PSE, powered from the AC Mains, towards the U-R/U-R2P interface, SHALL be measured as per clause 5.1.8.2 of CENELEC EN 60950-1 or alternatively clause 5.7.6.2 of CENELEC EN 62368-1.

Test requirement: Mandatory.

7.6.1 Test Setup

According to clause 5.7.6.2 of CENELEC EN 62368-1 (Prospective touch voltage and touch current to external circuits), the test circuit shown in Figure 32 for single-phase equipment and Figure 33 for three-phase SHALL be used.

7.6.2 Method of Procedure

Method of procedure SHALL be according to clause 5.7.3 of CENELEC EN 62368-1 (Equipment set-up, supply connections and earth connections).

7.6.3 Report

Report the measured touch current from a PSE, powered from the AC Mains, towards the U-R/U-R2P interface.
7.6.4 Expected Results

The reported touch current SHALL NOT exceed 0.0729 mA rms.

7.7 PSE Power frequency common mode immunity test

The purpose of this test is to verify the level of immunity against common mode noise at fundamental power frequencies as defined in ETSI TS 101 548-1 [3].

As defined in clause 7.5.1.3 of [3], common mode disturbance at fundamental power frequencies (50 or 60Hz) can be injected on telecommunications lines by a PSE and a multiport DPU can add up such disturbances. Therefore, the PSE shall provide immunity against such common mode disturbances on the twisted pair.

The test setup is presented in Figure 7-3. Figure 7-4 shows the Disturbance Generator and Figure 7-5 shows the Coupling Circuit. Here, the following applies:

- PSE earthing:
  - If the PSE has an earthing point, connect this point to Earth.
  - If the PSE has a conductive case, but does not have an earthing point, connect the case to Earth.
  - If the PSE has neither an earthing point nor a conductive case, let the PSE float.
- DPU emulator, power loss circuit, voltage meter V and \( R_{DPU} \) shall be isolated from earth.
- DPU Signature circuit of the DPU emulator shall not include \( C_{V-SIG} \) given that the Coupling Circuit already provides the required capacity between Tip and Ring.

![Figure 7-3 – Power Frequency Common Mode Immunity test setup](image-url)
The component values are listed in Table 7-2.

### Table 7-2 – Component specification of the Disturbance generator and coupling circuit

<table>
<thead>
<tr>
<th>Component</th>
<th>Specification</th>
<th>For Further study</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cload</td>
<td>110uF +/-20% Electrolytic capacitor</td>
<td></td>
</tr>
<tr>
<td>Rload</td>
<td>4000 Ω +/-5%</td>
<td></td>
</tr>
<tr>
<td>Cgen</td>
<td>82nF +/-10% Y2 Film capacitor</td>
<td></td>
</tr>
<tr>
<td>Ccp</td>
<td>220nF +/-10% 100Vac Film capacitor</td>
<td></td>
</tr>
<tr>
<td>R(_{\text{DPU}})</td>
<td>560 Ω +/-1%</td>
<td></td>
</tr>
<tr>
<td>BR</td>
<td>400V, 500mA bridge rectifier</td>
<td></td>
</tr>
<tr>
<td>Isolation</td>
<td>240V(_{\text{rms}}) Primary</td>
<td></td>
</tr>
<tr>
<td>Transformer</td>
<td>240V(<em>{\text{rms}}) Secondary 240V(</em>{\text{rms}})</td>
<td></td>
</tr>
<tr>
<td></td>
<td>50 VA 50Hz – 60Hz</td>
<td></td>
</tr>
</tbody>
</table>

#### Test requirement: Mandatory.

##### 7.7.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 7-3.
2. The loop resistor R\(_{\text{loop}}\) SHALL be set to 43Ω +/-5%, see Table 6-7.
3. The DPU signature R\(_{\text{V-SIG}}\) SHALL be set to 24.9kΩ +/-1%.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. C\(_{\text{load}}\), R\(_{\text{load}}\), C\(_{\text{gen}}\), C\(_{\text{cp}}\), R\(_{\text{DPU}}\) of the Coupling Circuit and Disturbance Generator SHALL be as per Table 7-2.

##### 7.7.2 Method of Procedure

1. Apply input power to the isolation transformers.
2. Wait 5 seconds, then measure for 5 minutes the output voltage at the PSE.
3. Wait 5 seconds, then disconnect the input power of the isolation transformers.
4. Set the polarity switch in the other position.
5. Apply input power to the isolation transformers.
6. Wait 5 seconds, then measure for 5 minutes the output voltage at the PSE.
7. Wait 5 seconds, then disconnect the input power of the isolation transformers.

7.7.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 6.

7.7.4 Expected Results

1. In step 2, the measured output voltage, excluding any ripple voltage originating from the disturbance generator, SHALL be in the range of 55.75-60V.
2. In step 6, the measured output voltage, excluding any ripple voltage originating from the disturbance generator, SHALL be in the range of 55.75-60V.

7.8 PSE voltage verification test in the absence of false ELC3 (Off-hook) detection

The purpose of this test is to verify that a PSE supplies reverse power to the DPU port under the conditions related to the DPU current time derivative electrical parameter defined in Note 5 of Table 41 of TS 101 548-1 [3], and in absence of false ELC3 (Off-hook) detection.

Test requirement: Mandatory.

7.8.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 6-11.
2. The loop resistor $R_{\text{loop}}$ SHALL be set to $43\Omega \pm 5\%$, see Table 6-7.
3. The DPU signature $R_{V,\text{SIG}}$ SHALL be set to $24.9\Omega \pm 1\%$.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. The electronic load $(I_{\text{SR}})$ SHALL be set to $10\text{mA}$, see 6.1.1.3.

7.8.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then measure output voltage at the PSE.
3. Change the state of the test circuit, from the Initial state, through A, B, C, D, E, F till the End state, as specified in Table 6-11.
4. In the End state, measure output voltage at the PSE.
5. Remove power from the PSE.

7.8.3 Report

1. The measured output voltage in step 2.
2. The measured output voltage in step 4.

7.8.4 Expected Results

1. In step 1, PSE SHALL start up.
2. In step 2, the measured output voltage SHALL be in the range of 55.75-60V.
3. In step 4, the measured output voltage SHALL be in the range of 55.75-60V.
7.9 PSE Micro-interrupt test

Figure 7-6 shows an example of a test setup for the PSE micro-interrupt test, where S1 is an electronic or electromechanical relay driven by rectangular pulses produced by a signal generator.

Test requirement: Mandatory.

7.9.1 Test Setup

1. The PSE and DPU emulator SHALL be connected to the test setup shown in Figure 7-6.
2. The loop resistor $R_{\text{loop}}$ SHALL be set to $43\Omega \pm 5\%$, see Table 6-7.
3. The DPU signature $R_{\text{V-SIG}}$ SHALL be set to $24.9k\Omega \pm 1\%$.
4. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
5. The electronic load SHALL be set to the minimum value of $I_{\text{SRU}}$, according to Table 7-1.

7.9.2 Method of Procedure

1. Apply input power to the PSE, wait until the PSE is fully operational, and connect the PSE to the test setup.
2. Wait 5 seconds, then begin measuring the output voltage at the PSE with a maximum sampling period of 5ms.
3. Disconnect power to the PSE for 20ms (relay S1 is open).
4. Wait 1 second, then stop measuring output voltage at the PSE.

7.9.3 Report

1. The measured output voltage.

7.9.4 Expected Results

1. The measured output voltage SHALL be in the range of 55.75-60V.
8 DPU standalone functional testing

Purpose of this testing is to verify that a Distribution Point Unit (DPU) implementation complies with the ETSI TS 101 548 [3] requirements. Section 8 specifies functional and safety test cases for the DPU standalone test setup.

8.1 DPU Signature resistor test

Test setup for the DPU Signature resistor ($R_{\text{sig}}$) test is shown in Figure 6-15.

Power supplies PS1...PSN specification is a typical lab power supply shown in Table 8-1.

### Table 8-1 – Power supplies specification

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Units</th>
<th>Min</th>
<th>Max</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS voltage range (V)</td>
<td>Vout</td>
<td>V</td>
<td>0</td>
<td>60</td>
<td>3-60V is a range for RPF testing, but PS could have wider range</td>
</tr>
<tr>
<td>PS current (A)</td>
<td>Iout</td>
<td>I</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PS feeding noise and ripple (V)</td>
<td>Vnoise</td>
<td>Vpp</td>
<td>0.5</td>
<td></td>
<td>To meet EMI standards, lower values may be needed</td>
</tr>
<tr>
<td>f&lt; 500Hz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>500 Hz to 150 KHz</td>
<td></td>
<td></td>
<td>0.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>150 KHz to 500 KHz</td>
<td></td>
<td></td>
<td>0.15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>500 KHz to 1 MHz</td>
<td></td>
<td></td>
<td>0.1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Current and voltage meters specifications for typical lab measurements is shown in Table 8-2.

### Table 8-2 – Current and voltage meters specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Range</th>
<th>Resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC voltage</td>
<td>100mV</td>
<td>0.1uV</td>
</tr>
<tr>
<td></td>
<td>1V</td>
<td>1uV</td>
</tr>
<tr>
<td></td>
<td>10V</td>
<td>10uV</td>
</tr>
<tr>
<td></td>
<td>100V</td>
<td>100uV</td>
</tr>
<tr>
<td>DC current</td>
<td>100uA</td>
<td>100pA</td>
</tr>
<tr>
<td></td>
<td>1mA</td>
<td>1nA</td>
</tr>
<tr>
<td></td>
<td>10mA</td>
<td>10nA</td>
</tr>
<tr>
<td></td>
<td>100mA</td>
<td>0.1uA</td>
</tr>
<tr>
<td></td>
<td>1A</td>
<td>1uA</td>
</tr>
</tbody>
</table>

Test requirement: Mandatory.

8.1.1 Test Setup

1. Test shall be performed for every DPU port.
2. The DPU SHALL be connected to the test setup shown in Figure 6-15.
3. The loop resistor $R_{\text{loop}}$ SHALL be set to 43Ω +/-5%, see Table 6-7.

8.1.2 Method of Procedure

1. Set PS1 output voltage $V_{1}=4+/−0.01V$. 
2. After 5 seconds measure DC current $I_1$.
3. Set PS1 output voltage $V_2=5\pm 0.01V$.
4. After 5 seconds measure DC current $I_2$.
5. Set PS1 output voltage $V_3=6\pm 0.01V$.
6. After 5 seconds measure DC current $I_3$.
7. Set PS1 output voltage $V_4=7\pm 0.01V$.
8. After 5 seconds measure DC current $I_4$.
9. Set PS1 output voltage $V_5=8\pm 0.01V$.
10. After 5 seconds measure DC current $I_5$.
11. Set PS1 output voltage $V_6=9\pm 0.01V$.
13. Calculate DPU port signature detection resistor:

$$R_{SIG} = \frac{(R_{SIG1} + R_{SIG2} + R_{SIG3} + R_{SIG4} + R_{SIG5})}{5}$$

Where:

- $R_{SIG1} = \frac{(V_2-V_1)}{(I_2-I_1)}$
- $R_{SIG2} = \frac{(V_3-V_2)}{(I_3-I_2)}$
- $R_{SIG3} = \frac{(V_4-V_3)}{(I_4-I_3)}$
- $R_{SIG4} = \frac{(V_5-V_4)}{(I_5-I_4)}$
- $R_{SIG5} = \frac{(V_6-V_5)}{(I_6-I_5)}$

14. Repeat the same measurements for all ports.

8.1.3 Report

1. The measured DC current in steps 2, 4, 6, 8, 10, 12.
2. The calculated DPU port signature detection resistor $R_{SIG}$ in step 13.

8.1.4 Expected Results

1. Calculated signature resistor $R_{SIG}$ for every port should be $19k\Omega \leq R_{SIG} \leq 26.5 k\Omega$.

8.2 DPU power sharing test

The purpose of this test is to verify that a DPU takes a roughly equal share of power (as measured at the DPU) from all connected, powered-on PSEs with lines operating in L0 full power mode.

**Test requirement:** Mandatory, either test Method A or test Method B SHALL be used.

8.2.1 Test Method A

8.2.1.1 Test Setup

1. Power loss circuit with shunt resistor and power splitter SHALL be connected to every port of the DPU, as shown in Figure 6-13.
2. G.fast CPE SHALL be connected to the Data Out port of each power splitter connected to each port of the DPU, as shown in Figure 6-13.
3. The SUT SHALL be configured in 106a, 212a or 106b G.fast profile per test 9.1.
4. Multi-Channel Voltage meter SHALL be connected to each power loss circuit with shunt resistor, as shown in Figure 6-13.

<table>
<thead>
<tr>
<th>Number of ports of DPU (N)</th>
<th>DPU Port</th>
<th>$R_{loop}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up to and including 4</td>
<td>1</td>
<td>$8\Omega \pm 5%$</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>$16\Omega \pm 5%$</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>$34\Omega \pm 5%$</td>
</tr>
</tbody>
</table>
### 8.2.1.2 Method of Procedure

1. For each power loss circuit with shunt resistor, measure the resistance of the shunt resistor $R_{\text{shunt}}$, over which the voltage is measured.
2. Configure the power loss circuit with the shunt resistor such that the loop resistance $R_{\text{loop}}$ between U-O and U-R, as defined in clause 7.5.2.1 of TS 101 548-1 [3], for each port complies to Table 8-3.
3. Apply voltage $V_{\text{PSE}}$ to each the U-R interface of each Power loss circuit with Shunt resistor of every port of the DPU.
4. Wait until powered DPU has become fully operational and all ports with the G.fast CPEs connected are in Showtime.
5. Measure $V_{\text{PSE}}$ for every line of the DPU.
6. Measure the loop resistance $R_{\text{loop}}$ between U-O and U-R for every port of the DPU.
7. Measure the voltage across $R_{\text{shunt}}$ of the power loss circuit on every port of the DPU for 1 hour. The measurement equipment SHALL sample the voltage once per second. In case the measurement is done sequentially over the ports, before measuring again on the same port, all other ports of the DPU shall be measured first.
8. Calculate $P_{U-O,i}$, the average power extracted by the DPU at U-O for port $i$:

\[ P_{U-O,i} = \frac{1}{n} \sum_{j=1}^{n} (V_{PSE,i} - R_{\text{loop}} \frac{v_{\text{ch}i,j}}{R_{\text{shunt}}}) \cdot \frac{v_{\text{ch}i,j}}{R_{\text{shunt}}} \]
whereby,
- \( n_i \) is the total amount of voltage samples taken on the power loss circuits with shunt resistor connected to port \( i \) of the DPU.
- \( V_{ch,i,j} \) is the \( j \)-th voltage sample, taken across \( R_{\text{shunt}} \) of the power loss circuits with shunt resistor, connected to port \( i \) of the DPU.
- \( R_{\text{loop}} \) is the loop resistance between U-O and U-R of port \( i \)

9. Calculate \( P_{U-O} \), the average power extracted by the DPU at U-O averaged across all ports of the DPU:

\[
P_{U-O} = \frac{1}{N} \sum_{i=1}^{N} P_{U-O,i}
\]

whereby \( N \) is the amount of ports of the DPU.

### 8.2.1.3 Report

1. Calculated average power extracted by the DPU at each port, \( P_{U-O,i} \), for \( i = 1 \) through \( N \).
2. Calculated average power extracted by the DPU across all ports, \( P_{U-O} \).

### 8.2.1.4 Expected Results

1. For every port \( i \), the following shall apply: \( P_{U-O} \approx 0.75 < P_{U-O,i} < P_{U-O} \approx 1.25 \)

### 8.2.2 Test Method B

#### 8.2.2.1 Test Setup

1. Power loss circuit with shunt resistor and power splitter SHALL be connected to every port of the DPU, as shown in Figure 6-13.
2. G.fast CPE SHALL be connected to the Data Out port of each power splitter connected to each port of the DPU, as shown in Figure 6-13.
3. The SUT SHALL be configured in 106a, 212a or 106b G.fast profile per test 9.1.

#### 8.2.2.2 Method of Procedure

1. Configure the power loss circuit with the shunt resistor such that the loop resistance \( R_{\text{loop}} \) between U-O and U-R, as defined in clause 7.5.2.1 of TS 101 548-1 [3], for each port complies to Table 8-3.
2. Apply voltage \( V_{\text{PSE}} \) to each the U-R interface of each Power loss circuit with Shunt resistor of every port of the DPU.
3. Wait until powered DPU has become fully operational and all ports with the G.fast CPEs connected are in Showtime.
4. Calculate the Total Extracted Energy, TEE, over a period of 1 hour of each port of the DPU by retrieving the RPF performance monitor object “DPU extracted Energy counter” (CURR/PREV_NE_15_EE), from every port of the DPU periodically.
5. Calculate \( P_{U-O,i} \), the average power extracted by the DPU at U-O for port \( i \):

\[
P_{U-O,i} = \frac{\text{TEE}_i}{t_{\text{monitor},i}}
\]

whereby
- TEE\(_i\) is the Total Extracted Energy of port \( i \) calculated over a period \( t_{\text{monitor},i} \), as calculated in step 3.
6. Calculate \( P_{U-O} \), the average power extracted by the DPU at U-O averaged across all ports of the DPU:
\[ P_{\text{U-O}} = \frac{1}{N} \sum_{i=1}^{N} P_{\text{U-O},i} \]
whereby \( N \) is the amount of ports of the DPU.

8.2.2.3 Report

1. Calculated average power extracted by the DPU at each port, \( P_{\text{U-O},i} \), for \( i = 1 \) through \( N \).
2. Calculated average power extracted by the DPU across all ports, \( P_{\text{U-O}} \).

8.2.2.4 Expected Results

1. For every port \( i \), the following shall apply: \( P_{\text{U-O}} \times 0.75 < P_{\text{U-O},i} < P_{\text{U-O}} \times 1.25 \)
9 System level RPF tests

9.1 Single Pair Data Rate Test

9.1.1 Purpose

The purpose of this test is to verify that the RPF functionality does not introduce excessive noise or other impairments on the line by measuring the single pair rate-reach performance of the SUT, when DPU operates in the reverse powered operation condition.


Test Requirement: Mandatory.

9.1.1.1 References

- TR-380 [7], clause 5.1.1, 5.1.2, 5.1.3, 5.3, 5.4.1.1, 5.4.2.1, 5.4.4, 5.4.5, 6.1.3.

9.1.1.2 Test Setup

1. The SUT SHALL be connected to the test setup shown in Section 5.1.3 of TR-380.
2. All ports on the DPU (up to a maximum of 8) SHALL be connected to the CPEs with the PSE providing reverse power to the DPU.
3. The SUT SHALL be configured in 106a, 212a or 106b G.fast profile per section 5.3 of TR-380, with Mds set to 18.
4. The twisted single-pair loop lengths 50m and 200m defined in section 6.1.3.3 SHALL be used for the testing.
5. Inject the background noise as defined in section 6.1.3.4 at both ends of the loop.

9.1.1.3 Method of Procedure

1. Allow the SUT to establish a G.fast connection between the reverse powered DPU and a CPE through the first loop listed in Table 9-1.
2. Wait 30 seconds to allow the SUT to perform any adjustments to the link.
3. Record the downstream and upstream net data rate (NDRds and NDRus), downstream and upstream gamma data rate (GDRds and GDRus), and downstream and upstream signal to noise ratio margin (SNRMds and SNRMus).
4. Repeat steps 1 through 3 for the second loop listed in Table 9-1.
5. Power down the test setup.

9.1.1.4 Report

The following items/measurements SHALL be included in the report:

1. The NDRds, NDRus, GDRds, GDRus, and SNRMds, SNRMus recorded in step 3 for each loop length.

9.1.1.5 Expected Results

For each loop length in Table 9-1:

1. The SNRMds/us SHALL be within the bounds of the configured SRA downshift margin (SRA-DNSRMs/us) and SRA upshift margin (SRA-USNRMds/us), inclusively.
2. The aggregate net data rate (i.e., NDRds+NDRus) SHALL be equal to or higher than the required aggregate net data rate indicated in Table 9-1 for the specific loop length.
# Table 9-1 – Single line performance loop requirements for locally powered DPU

<table>
<thead>
<tr>
<th>Loop Length for TP-100 (m)</th>
<th>Aggregate net data rate (Mbit/s) for operation according to profile</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>106a Gen 1 (Note)</td>
</tr>
<tr>
<td>816</td>
<td>960</td>
</tr>
<tr>
<td>355</td>
<td>624</td>
</tr>
</tbody>
</table>

Note:
Gen 1 refers to Gfast systems implementing the feature set and requirements as defined in the Gfast Certification test plan issue 1 (ATP-337 Issue 1).

Gen 2 refers to Gfast systems implementing the feature set and requirements as defined in the Gfast Certification test plan issue 2, including amendments (ATP-337 Issue 2).
Appendix I. DPU Emulator for PSE standalone testing

Note:
1. Power Over Ethernet Power Device ICs commercially produced by many PoE PD IC vendors
2. $R_{CLASS}$ resistors for e.g., PD70101 are:

Class SR1 $R_{CLASS} = 133\pm1\%$
Class SR2 $R_{CLASS} = 69.8\pm1\%$
Class SR3 $R_{CLASS} = 45.3\pm1\%$

**Figure 10-1** – DPU Emulator for PSE standalone testing (example)
Appendix II. Differential Mode RPF Noise Limits test

This Appendix is used to provide informative information.

II.1 Test Purpose

The purpose of this test is to verify that the noise generated by a standalone PSE (two-box solution) is within the limits of the differential mode RPF noise defined in TS 101 548-1 [3].

The following figure shows an example of the measurement arrangement for measuring the differential mode noise generated by the RPF PSE. The Test setup and procedure shall verify that the PSE is in normal operations while the noise is measured.

Ensure that noise from the mains supply does not influence the measurement. Otherwise, a Mains filter SHOULD be used.

![Test setup diagram]

**Figure II-1 – Test setup for PSE for measuring the differential noise from RPF PSE**

**Table II-1 – Electronic load II and resistive load configuration for PSE differential noise measurement**

<table>
<thead>
<tr>
<th>Condition</th>
<th>RPF class</th>
<th>SR1</th>
<th>SR2</th>
<th>SR3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Load</td>
<td>Electronic load II</td>
<td>11mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Resistive load</td>
<td>5000Ω±5%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mid Load</td>
<td>Electronic load II</td>
<td>80mA</td>
<td>121mA</td>
<td>168mA</td>
</tr>
<tr>
<td></td>
<td>Resistive load</td>
<td>673Ω±5%</td>
<td>432Ω±5%</td>
<td>300Ω±5%</td>
</tr>
<tr>
<td>High load</td>
<td>Electronic load II</td>
<td>137mA</td>
<td>210mA</td>
<td>293mA</td>
</tr>
<tr>
<td></td>
<td>Resistive load</td>
<td>379Ω±5%</td>
<td>232Ω±5%</td>
<td>154Ω±5%</td>
</tr>
</tbody>
</table>

The inductance of L1 of Figure II-1 shall be 70mH ±10%, the resistance of the inductor L1 shall be compensated by reducing either the resistance of the Power Loss circuit or the resistance of the Resistive load by the resistance of inductor L1.

II.2 Test Setup
1. Arrange the equipment as shown in Figure II-1.
2. The loop resistor Rloop of Power Loss Circuit SHALL be set to 43 Ω +/-5%, see Table 6-7.
3. The electronic load I (l_{SR}) SHALL be set to 10 mA.
4. The DPU signature R_{V-SIG} SHALL be set to 24.9 kΩ +/-1%.
5. The RPF Power Class resistor SHALL be set to the power class that corresponds to the tested PSE power class, see Table 6-4.
6. Connect the differential noise measurement equipment at the U-R and load to the U-R interface of the PSE under test.
7. The Resistive load or Electronic Load II shall set at the Low Load condition for the tested RPF Power Class as per Table II-1, set switch S2 to open.

II.3 Method of Procedure
1. Connect DPU emulator (Close switches S1).
2. Apply input power to the PSE.
3. Wait 5 seconds, then measure the output voltage at the PSE.
4. Connect Resistive Load or Electronic Load II (Close switch S2).
5. Disconnect the DPU emulator (Open switches S1).
6. Wait 5 seconds, then measure output voltage at the PSE.
7. Measure the differential noise.
8. Measure the output voltage at the PSE.
9. Disconnect the resistive Load or Electronic Load II (Open switch S2).
10. Disconnect power from the PSE.
11. Set Resistive load or Electronic Load II at the Mid Load condition for the tested RPF power class as per Table II-1.
12. Repeat steps 1 through 10.
13. Set Resistive load or Electronic Load II at the High Load condition for the tested RPF power class as per Table II-1.
14. Repeat steps 1 through 10.

II.4 Report
1. The measured output voltage in step 3, 6, and 8.
2. The measured noise in step 7.

II.5 Expected Results
1. In steps 3, 6, and 8, for each of the load conditions, the measured output voltage SHALL be in the range of 55.75 - 60V.

End of Broadband Forum Technical Report TR-338